



SURENOO GRAPHIC OLED SERIES DISPLAY

Product Specification

(Preliminary)

Part Name: OEL Display Panel

SOG240128A_P337

Please click the following image to buy the sample



Business Card



Wechat Card

Shenzhen Surenoo Technology Co.,Ltd.

www.surenoo.com

E-mail: info@surenoo.com

Skype: Surenoo365

Graphic OLED Display Selection Guide

SSD1322



PRODUCT CONTENTS

- n PHYSICAL DATA**
- n ABSOLUTE MAXIMUM RATINGS**
- n EXTERNAL DIMENSIONS**
- n ELECTRICAL CHARACTERISTICS**
- n TIMING OF POWER SUPPLY**
- n ELECTRO-OPTICAL CHARACTERISTICS**
- n INTERFACE PIN CONNECTIONS**
- n COMMAND TABLE**
- n INITIALIZATION CODE**
- n SCHEMATIC EXAMPLE**
- n RELIABILITY TESTS**
- n OUTGOING QUALITY CONTROL SPECIFICATION**
- n CAUTIONS IN USING OLED MODULE**



n PHYSICAL DATA

No.	Items:	Specification:	Unit
1	Diagonal Size	3.37	Inch
2	Resolution	240(H) x 128(V)	Dots
3	Active Area	75.58 (W) x 40.30(H)	mm ²
4	Outline Dimension (Panel)	89.52 (W) x 54.41(H)	mm ²
5	Pixel Pitch	0.315 (W) x 0.315(H)	mm ²
6	Pixel Size	0.290 (W) x 0.290 (H)	mm ²
7	Driver IC	SSD1322Z2	-
8	Display Color	Yellow	-
9	Grayscale	4	Bit
10	Interface	Parallel / Serial	-
11	IC package type	COG with ZIF tail	-
12	Thickness	2.05±0.2	mm
13	Weight	20	g
14	Duty	1/128	-

n ABSOLUTE MAXIMUM RATINGS

Unless otherwise specified, $V_{SS} = 0V$

($T_a = 25^{\circ}C$)


Items		Symbol	Min	Typ.	Max	Unit
Supply Voltage	I/O	V_{DDIO}	-0.5	-	V_{CI}	V
	Logic	V_{CI}	-0.3	-	3.6	V
	Driving	V_{CC}	-0.5	-	21.0	V
	Core Logic	V_{DD}	-0.5	-	2.75	V
Operating Temperature		Top	-30	-	80	°C
Storage Temperature		Tst	-40	-	85	°C
Humidity		-	-	-	90	%RH

Note:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



EXTERNAL DIMENSIONS





n ELECTRICAL CHARACTERISTICS

◆ DC Characteristics

Unless otherwise specified, $V_{SS} = 0V$, $V_{CI} = 2.4V$ to $3.5V$. ($T_a = 25^\circ C$)

Items		Symbol	Min	Typ.	Max	Unit
Supply Voltage	I/O	V_{DDIO}	1.65	-	V_{CI}	V
	Logic	V_{CI}	2.4	3.0	3.5	V
	Operating	V_{CC}	10.0	14.0	20.0	V
	Core Logic	V_{DD}	2.4	-	2.6	V
Input Voltage	High Voltage	V_{IH}	$0.8 \times V_{DDIO}$	-	V_{DDIO}	V
	Low Voltage	V_{IL}	0	-	$0.2 \times V_{DDIO}$	V
Output Voltage	High Voltage	V_{OH}	$0.9 \times V_{DDIO}$	-	V_{DDIO}	V
	Low Voltage	V_{OL}	0	-	$0.1 \times V_{DDIO}$	V


◆ AC Characteristics

Use 8080/6800-Series MPU Parallel Interface or Serial Interface

1. 6800 Series MPU Parallel Interface

($V_{DDIO} - V_{SS} = 1.65V - 2.1V$, $V_{CI} - V_{SS} = 2.4V - 3.5V$, $T_a = 25^\circ C$)



Symbol	Parameter	Min	Typ	Max	Unit
t_{CYCLE}	Clock Cycle Time (read)	400	-	-	ns
	Clock Cycle Time (write)	100	-	-	ns
t_{AS}	Address Setup Time	20	-	-	ns
t_{AH}	Address Hold Time	0	-	-	ns
t_{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	10	-	-	ns
t_{DHR}	Read Data Hold Time	20	-	-	ns
t_{OH}	Output Disable Time	-	-	70	ns
t_{ACC}	Access Time	-	-	200	ns
PW_{CSL}	Chip Select Low Pulse Width (read)	450	-	-	ns
	Chip Select Low Pulse Width (write)	60	-	-	ns
PW_{CSH}	Chip Select High Pulse Width (read)	60	-	-	ns
	Chip Select High Pulse Width (write)	60	-	-	ns
t_R	Rise Time	-	-	15	ns
t_F	Fall Time	-	-	15	ns



2. 8080 Series MPU Parallel Interface

(V_{DDIO}-V_{SS} = 1.65V-2.1V, V_{CI}-V_{SS} = 2.4V-3.5V, T_A = 25°C)



Symbol	Parameter	Min	Typ	Max	Unit
t _{CYCLE}	Clock Cycle Time (read) Clock Cycle Time (write)	400 100	-	-	ns
t _{AS}	Address Setup Time	10	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	10	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	220	ns
t _{PWLR}	Read Low Time	200	-	-	ns
t _{PWLW}	Write Low Time	60	-	-	ns
t _{PWHR}	Read High Time	60	-	-	ns
t _{PWHW}	Write High Time	60	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns
t _{CS}	Chip select setup time	0	-	-	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
t _{CSF}	Chip select hold time	20	-	-	ns



3. 4-Wire Serial Interface

($V_{DDIO} - V_{SS} = 1.65V - 2.1V$, $V_{CI} - V_{SS} = 2.4V - 3.5V$, $T_A = 25^\circ C$)

Symbol	Parameter	Min	Typ	Max	Unit
t_{cycle}	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	15	-	-	ns
t_{AH}	Address Hold Time	35	-	-	ns
t_{CSS}	Chip Select Setup Time	20	-	-	ns
t_{CSH}	Chip Select Hold Time	10	-	-	ns
t_{DSW}	Write Data Setup Time	15	-	-	ns
t_{DHW}	Write Data Hold Time	20	-	-	ns
t_{CLKL}	Clock Low Time	40	-	-	ns
t_{CLKH}	Clock High Time	40	-	-	ns
t_R	Rise Time	-	-	15	ns
t_F	Fall Time	-	-	15	ns






4. 3-Wire Serial Interface

($V_{DDIO} - V_{SS} = 1.65V - 2.1V$, $V_{CI} - V_{SS} = 2.4V - 3.5V$, $T_A = 25^\circ C$)

Symbol	Parameter	Min	Typ	Max	Unit
t_{cycle}	Clock Cycle Time	300	-	-	ns
t_{CSS}	Chip Select Setup Time	20	-	-	ns
t_{CSH}	Chip Select Hold Time	35	-	-	ns
t_{DSW}	Write Data Setup Time	15	-	-	ns
t_{DHW}	Write Data Hold Time	20	-	-	ns
t_{CLKL}	Clock Low Time	40	-	-	ns
t_{CLKH}	Clock High Time	25	-	-	ns
t_R	Rise Time	-	-	15	ns
t_F	Fall Time	-	-	15	ns






5. TIMING OF POWER SUPPLY


◆Power ON sequence:

1. Power ON V_{CI} , V_{DDIO} .
2. After V_{CI} , V_{DDIO} becomes stable, set wait time at least 1ms (t_0) for internal V_{DD} become stable. Then set RES# pin LOW (logic low) for at least 100us (t_1)⁽⁴⁾ and then HIGH (logic high).
3. After set RES# pin LOW (logic low), wait for at least 100us (t_2). Then Power ON V_{CC} .⁽¹⁾
4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(t_{AF}).



◆Power OFF sequence:

1. Send command AEh for display OFF.
2. Power OFF V_{CC} .^{(1), (2), (3)}
3. Wait for t_{OFF} . Power OFF V_{CI} , V_{DDIO} . (where Minimum $t_{OFF}=0$ ms⁽⁵⁾, Typical $t_{OFF}=100$ ms)



Note:

- ⁽¹⁾ Since an ESD protection circuit is connected between V_{CI} , V_{DDIO} and V_{CC} , V_{CC} becomes lower than V_{CI} whenever V_{CI} , V_{DDIO} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in Figure above.
- ⁽²⁾ V_{CC} should be kept float (disable) when it is OFF.
- ⁽³⁾ Power pins (V_{CI} , V_{CC}) can never be pulled to ground under any circumstance.
- ⁽⁴⁾ The register values are reset after t_1 .
- ⁽⁵⁾ V_{CI} , V_{DDIO} should not be Power OFF before V_{CC} Power OFF.



n ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

Items		Symbol	Min.	Typ.	Max.	Unit	Remark
Operating Luminance		L	40	50	-	cd /m ²	Green
Power Consumption		P	-	400	480	mW	30% pixels ON L=50cd/m ²
Frame Frequency		Fr	-	100	-	Hz	-
Color Coordinate	Green	CIE x	0.270	0.310	0.350	CIE1931	Darkroom
		CIE y	0.580	0.620	0.660		
Response Time	Rise	Tr	-	-	0.02	ms	-
	Decay	Td	-	-	0.02	ms	-
Contrast Ratio*		Cr	10000:1	-	-	-	Darkroom
Viewing Angle range		△ θ	160	-	-	Degree	-
Operating Life Time*		Top	45,000	-	-	Hours	L=50cd/m ²

Note:

- 1. 50cd/m²** is based on V_{CI}=3.0V, V_{CC}=16.0V, contrast command setting 0xDF;
- 2. Contrast ratio** is defined as follows:

$$\text{Contrast ratio} = \frac{\text{Photo - detector output with OLED being "white"}}{\text{Photo - detector output with OLED being "black"}}$$

- 3. Life Time** is defined when the Luminance has decayed to less than 50% of the initial Luminance specification. (Odd and even chess board alternately displayed)
 (The initial value should be closed to the typical value after adjusting.)



n INTERFACE PIN CONNECTIONS

No	Symbol	Description										
1	NC	No connection										
2	VSS	Ground. Common Voltage Reference Pin										
3	VCC	Power supply for panel driving voltage. Segment voltage										
4	VCOMH	COM signal deselected voltage level. High Level Voltage Output Of COM Signal										
5	VLSS	Analog system ground pin. Voltage Supply										
6-13	D7-D0	These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW. (Except for D2 pin in SPI mode, D2 is pulled low in SPI mode).										
14	E (RD#)	MCU Interface Input pin, in 6800 parallel mode, it is used as enable signal, read/write operation is initiated when this pin is set high with chip selected. In 8080 parallel mode, this pin receives read signal, read operation is initiated when this is pulled low with chip selected. When SPI interface is selected, this pin must be connected to ground.										
15	R/W#(WR#)	MCU Interface Input pin, in 6800 parallel mode, it is used as read/write selection input, read mode will be carried out when this pin is pulled high while write mode with this pin pulled low. In 8080 parallel mode, this pin will be write input, write operation is initiated when this is pulled low with chip selected. When SPI interface is selected, this pin must be connected to ground.										
16-17	BS0-1	MCU bus interface selection pins. Select appropriate logic setting as described in the following table. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>BS[1:0]</th> <th>Bus Interface Selection</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>4 line SPI</td> </tr> <tr> <td>01</td> <td>3 line SPI</td> </tr> <tr> <td>10</td> <td>8-bit 8080 parallel</td> </tr> <tr> <td>11</td> <td>8-bit 6800 parallel</td> </tr> </tbody> </table>	BS[1:0]	Bus Interface Selection	00	4 line SPI	01	3 line SPI	10	8-bit 8080 parallel	11	8-bit 6800 parallel
BS[1:0]	Bus Interface Selection											
00	4 line SPI											
01	3 line SPI											
10	8-bit 8080 parallel											
11	8-bit 6800 parallel											
18	DC#	This pin is Data/Command control pin connected to the MCU. When the pin is pulled HIGH, the content at D[7:0] will be interpreted as data. When the pin is pulled LOW, the content at D[7:0] will be interpreted as command.										
19	CS#	This pin is the chip select input connected to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.										
20	RES#	This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.										



21	FR	This pin is No Connection pins. Nothing should be connected to this pin. This pin should be left open individually.
22	IREF	This pin is the segment output current reference pin. A resistor should be connected between this pin and VSS to maintain the current around 10uA.
23	NC	No connection.
24	VDDIO	Power supply for interface logic level. It should be matched with the MCU interface voltage level.
25	VDD	Power supply pin for core logic operation. A capacitor is required to connect between this pin and VSS.
26	VCI	Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.
27	VSL	This is segment voltage reference pin. When external VSL is used, connect with resistor and diode to ground
28	VLSS	Analog system ground pin.
29	VCC	Power supply for panel driving voltage. Segment Voltage
30	NC	No Connection.



n COMMAND TABLE

D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Descriptio
0	00	0	0	0	0	0	0	0	0	Enable Gray Scale table	This command is sent to enable the Gray Scale table setting (command B8h)
0 1 1	15 A[6:0] B[6:0]	0 * *	0 A ₆ B ₆	0 A ₅ B ₅	1 A ₄ B ₄	0 A ₃ B ₃	1 A ₂ B ₂	0 A ₁ B ₁	1 A ₀ B ₀	Set Column Address	Set Column start and end address A[6:0]: Start Address. [reset=0] B[6:0]: End Address. [reset=119] Range from 0 to 119
0	5C	0	1	0	1	1	1	0	0	Write RAM Command	Enable MCU to write Data into RAM
0	5D	0	1	0	1	1	1	0	1	Read RAM Command	Enable MCU to read Data from RAM
0 1 1	75 A[6:0] B[6:0]	0 * *	1 A ₆ B ₆	1 A ₅ B ₅	1 A ₄ B ₄	0 A ₃ B ₃	1 A ₂ B ₂	0 A ₁ B ₁	1 A ₀ B ₀	Set Row Address	Set Row start and end address A[6:0]: Start Address. [reset=0] B[6:0]: End Address. [reset=127] Range from 0 to 127
0 1 1	A0 A[7:0] B[4]	1 0 *	0 0 *	1 A ₅ 0	0 A ₄ B ₄	0 0 0	0 A ₂ 0	0 A ₁ 0	0 A ₀ 1	Set Re-map and Dual COM Line mode	<p>A[0]=0b, Horizontal address increment [reset] A[0]=1b, Vertical address increment</p> <p>A[1]=0b, Disable Column Address Re-map [reset] A[1]=1b, Enable Column Address Re-map</p> <p>A[2]=0b, Disable Nibble Re-map [reset] A[2]=1b, Enable Nibble Re-map</p> <p>A[4]=0b, Scan from COM0 to COM[N-1] [reset] A[4]=1b, Scan from COM[N-1] to COM0, where N is the Multiplex ratio</p> <p>A[5]=0b, Disable COM Split Odd Even [reset] A[5]=1b, Enable COM Split Odd Even</p> <p>B[4], Enable / disable Dual COM Line mode 0b, Disable Dual COM mode [reset] 1b, Enable Dual COM mode (MUX ≤ 63)</p> <p>Note COM Split Odd Even mode must be disabled (A[5]=0b) when enabling the Dual COM mode (B[4]=1b)</p>
0 1	A1 A[6:0]	1 *	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Display Start Line	Set display RAM display start line register from 0-127 Display start line register is reset to 00h after RESET
0 1	A2 A[6:0]	1 *	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁	0 A ₀	Set Display Offset	Set vertical scroll by COM from 0-127 The value is reset to 00H after RESET
0	A4~A7	1	0	1	0	0	X ₂	X ₁	X ₀	Set Display Mode	<p>A4h = Entire Display OFF, all pixels turns OFF in GS level 0</p> <p>A5h = Entire Display ON, all pixels turns ON in GS level 15</p> <p>A6h = Normal Display [reset] A7h = Inverse Display (GS0 → GS15, GS1 → GS14, GS2 → GS13, ...)</p>



D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Descriptio																																		
0 1 1	A8 A[6:0] B[6:0]	1 0 0	0 A ₆ B ₆	1 A ₅ B ₅	0 A ₄ B ₄	1 A ₃ B ₃	0 A ₂ B ₂	0 A ₁ B ₁	0 A ₀ B ₀	Enable Partial Display	This command turns ON partial mode. The partial mode display area is defined by the following two parameters, A[6:0]: Address of start row in the display area B[6:0]: Address of end row in the display area, where B[6:0] must be ≥ A[6:0]																																		
0	A9	1	0	1	0	1	0	0	1	Exit Partial Display	This command is sent to exit the Partial Display mode																																		
0 1	AB A[0]	1 0	0 0	1 0	0 0	1 0	0 0	1 0	1 A ₀	Function Selection	A[0]=0b, Select external V _{DD} A[0]=1b, Enable internal V _{DD} regulator [reset]																																		
0	AE~AF	1	0	1	0	1	1	1	X ₀	Set Sleep mode ON/OFF	A _{Eh} = Sleep mode ON (Display OFF) A _{Fh} = Sleep mode OFF (Display ON)																																		
0 1	B1 A[7:0]	1 A ₇	0 A ₆	1 A ₅	1 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Phase Length	<p>A[3:0] Phase 1 period (reset phase length) of 5~31 DCLK(s) clocks as follow:</p> <table border="1"> <thead> <tr> <th>A[3:0]</th> <th>Phase 1 period</th> </tr> </thead> <tbody> <tr><td>0000</td><td>invalid</td></tr> <tr><td>0001</td><td>invalid</td></tr> <tr><td>0010</td><td>5 DCLKs</td></tr> <tr><td>0011</td><td>7 DCLKs</td></tr> <tr><td>0100</td><td>9 DCLKs [reset]</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>1111</td><td>31 DCLKs</td></tr> </tbody> </table> <p>A[7:4] Phase 2 period (first pre-charge phase length) of 3~15 DCLK(s) clocks as follow:</p> <table border="1"> <thead> <tr> <th>A[7:4]</th> <th>Phase 2 period</th> </tr> </thead> <tbody> <tr><td>0000</td><td>invalid</td></tr> <tr><td>0001</td><td>invalid</td></tr> <tr><td>0010</td><td>invalid</td></tr> <tr><td>0011</td><td>3 DCLKs</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>0111</td><td>7 DCLKs [reset]</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>1111</td><td>15 DCLKs</td></tr> </tbody> </table>	A[3:0]	Phase 1 period	0000	invalid	0001	invalid	0010	5 DCLKs	0011	7 DCLKs	0100	9 DCLKs [reset]	:	:	1111	31 DCLKs	A[7:4]	Phase 2 period	0000	invalid	0001	invalid	0010	invalid	0011	3 DCLKs	:	:	0111	7 DCLKs [reset]	:	:	1111	15 DCLKs
A[3:0]	Phase 1 period																																												
0000	invalid																																												
0001	invalid																																												
0010	5 DCLKs																																												
0011	7 DCLKs																																												
0100	9 DCLKs [reset]																																												
:	:																																												
1111	31 DCLKs																																												
A[7:4]	Phase 2 period																																												
0000	invalid																																												
0001	invalid																																												
0010	invalid																																												
0011	3 DCLKs																																												
:	:																																												
0111	7 DCLKs [reset]																																												
:	:																																												
1111	15 DCLKs																																												
0 1	B3 A[7:0]	1 A ₇	0 A ₆	1 A ₅	1 A ₄	0 A ₃	0 A ₂	1 A ₁	1 A ₀	Set Front Clock Divider / Oscillator Frequency	<p>A[3:0] [reset=0], divide by DIVSET where</p> <table border="1"> <thead> <tr> <th>A[3:0]</th> <th>DIVSET</th> </tr> </thead> <tbody> <tr><td>0000</td><td>divide by 1</td></tr> <tr><td>0001</td><td>divide by 2</td></tr> <tr><td>0010</td><td>divide by 4</td></tr> <tr><td>0011</td><td>divide by 8</td></tr> <tr><td>0100</td><td>divide by 16</td></tr> <tr><td>0101</td><td>divide by 32</td></tr> <tr><td>0110</td><td>divide by 64</td></tr> <tr><td>0111</td><td>divide by 128</td></tr> <tr><td>1000</td><td>divide by 256</td></tr> <tr><td>1001</td><td>divide by 512</td></tr> <tr><td>1010</td><td>divide by 1024</td></tr> <tr><td>>=1011</td><td>invalid</td></tr> </tbody> </table> <p>A[7:4] Oscillator frequency, frequency increases as level increases [reset=0101b]</p>	A[3:0]	DIVSET	0000	divide by 1	0001	divide by 2	0010	divide by 4	0011	divide by 8	0100	divide by 16	0101	divide by 32	0110	divide by 64	0111	divide by 128	1000	divide by 256	1001	divide by 512	1010	divide by 1024	>=1011	invalid								
A[3:0]	DIVSET																																												
0000	divide by 1																																												
0001	divide by 2																																												
0010	divide by 4																																												
0011	divide by 8																																												
0100	divide by 16																																												
0101	divide by 32																																												
0110	divide by 64																																												
0111	divide by 128																																												
1000	divide by 256																																												
1001	divide by 512																																												
1010	divide by 1024																																												
>=1011	invalid																																												



D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Descriptio																		
0 1 1	B4 A[1:0] B[7:3]	1 1 B ₇	0 0 B ₆	1 1 B ₅	1 0 B ₄	0 0 B ₃	1 0 1	0 A ₁ 0	0 A ₀ 1	Display Enhancement A	A[1:0] = 00b: Enable external VSL Internal VSL [reset] low GS display quality [reset] A[1:0] = 10b: B[7:3] = 1111b: Enhanced B[7:3] = 10110b: Normal																		
0 1	B5 A[3:0]	1 *	0 *	1 *	1 *	0 A ₃	1 A ₂	0 A ₁	1 A ₀	Set GPIO	A[1:0] GPIO0: 00 pin HiZ, Input disabled Input enabled 10 pin output LOW [reset] 11 pin output HIGH A[3:2] GPIO1: 00 pin HiZ, Input disabled Input enabled 10 pin output LOW [reset] 11 pin output HIGH																		
0 1	B6 A[3:0]	1 *	0 *	1 *	1 *	0 A ₃	1 A ₂	1 A ₁	0 A ₀	Set Second Precharge Period	A[3:0] Second Pre-charge period 0000b 0 dclk 0001b 1 dclk 000b 8 dclks [reset] 1111b 15 dclks																		
0 1 1 1 1 1 1	B8 A1[7:0] A2[7:0] . . . A14[7:0] A15[7:0]	1 A1 ₇ A2 ₇ . . . A14 ₇ A15 ₇	0 A1 ₆ A2 ₆ . . . A14 ₆ A15 ₆	1 A1 ₅ A2 ₅ . . . A14 ₅ A15 ₅	1 A1 ₄ A2 ₄ . . . A14 ₄ A15 ₄	1 A1 ₃ A2 ₃ . . . A14 ₃ A15 ₃	0 A1 ₂ A2 ₂ . . . A14 ₂ A15 ₂	0 A1 ₁ A2 ₁ . . . A14 ₁ A15 ₁	0 A1 ₀ A2 ₀ . . . A14 ₀ A15 ₀	Set Gray Scale Table	The next 15 data bytes define Gray Scale (GS) Table by setting the gray scale pulse width in unit of DCLK's (ranges from 0d ~ 180d) A1[7:0]: Gamma Setting for GS1, A2[7:0]: Gamma Setting for GS2, : A14[7:0]: Gamma Setting for GS14, A15[7:0]: Gamma Setting for GS15 Note (1) 0 ≤ Setting of GS1 < Setting of GS2 < Setting of GS3..... < Setting of GS14 < Setting of GS15 (2) The setting must be followed by the Enable Gray Scale Table command (00h)																		
0	B9	1	0	1	1	1	0	0	1	Select Default Linear Gray Scale table	The default Linear Gray Scale table is set in unit of DCLK's as follow GS0 level pulse width = 0; GS1 level pulse width = 0; GS2 level pulse width = 8; GS3 level pulse width = 16; : : GS14 level pulse width = 104; GS15 level pulse width = 112;																		
0 1	BB A[4:0]	1 *	0 *	1 *	1 A ₄	1 A ₃	0 A ₂	1 A ₁	1 A ₀	Set Pre-charge voltage	Set pre-charge voltage level.[reset = 17h] <table border="1"> <thead> <tr> <th>A[4:0]</th> <th>Hex code</th> <th>pre-charge voltage</th> </tr> </thead> <tbody> <tr> <td>00000</td> <td>00h</td> <td>0.20 x V_{CC}</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>11111</td> <td>1Fh</td> <td>0.60 x V_{CC}</td> </tr> </tbody> </table>	A[4:0]	Hex code	pre-charge voltage	00000	00h	0.20 x V _{CC}	:	:	:	11111	1Fh	0.60 x V _{CC}						
A[4:0]	Hex code	pre-charge voltage																											
00000	00h	0.20 x V _{CC}																											
:	:	:																											
11111	1Fh	0.60 x V _{CC}																											
0 1	BE A[2:0]	1 *	0 *	1 *	1 *	1 0	1 A ₂	1 A ₁	0 A ₀	Set V _{COMH}	Set COM deselect voltage level [reset = 04h] <table border="1"> <thead> <tr> <th>A[2:0]</th> <th>Hex code</th> <th>V COMH</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>00h</td> <td>0.72 x V_{CC}</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>100</td> <td>04h</td> <td>0.80 x V_{CC} [reset]</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>111</td> <td>07h</td> <td>0.86 x V_{CC}</td> </tr> </tbody> </table>	A[2:0]	Hex code	V COMH	000	00h	0.72 x V _{CC}	:	:	:	100	04h	0.80 x V _{CC} [reset]	:	:	:	111	07h	0.86 x V _{CC}
A[2:0]	Hex code	V COMH																											
000	00h	0.72 x V _{CC}																											
:	:	:																											
100	04h	0.80 x V _{CC} [reset]																											
:	:	:																											
111	07h	0.86 x V _{CC}																											



D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Descriptio
0 1	C1 A[7:0]	1 A ₇	1 A ₆	0 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Contrast Current	A[7:0]: Contrast current value, range:00h~FFh, i.e. 256 steps for I _{SEG} current [reset = 7Fh]
0 1	C7 A[3:0]	1 *	1 *	0 *	0 *	0 A ₃	1 A ₂	1 A ₁	1 A ₀	Master Contrast Current Control	A[3:0] = 0000b, reduce output currents for all colors to 1/16 0001b, reduce output currents for all colors to 2/16 : 1110b, reduce output currents for all colors to 15/16 1111b, no change [reset]
0 1	CA A[6:0]	1 *	1 A ₆	0 A ₅	0 A ₄	1 A ₃	0 A ₂	1 A ₁	0 A ₀	Set MUX Ratio	A[6:0]: Set MUX ratio from 16MUX ~ 128MUX A[6:0] = 15d represents 16MUX : A[6:0] = 127d represents 128MUX [reset]
0 1 1	D1 A[5:4] 20	1 1 0	1 0 0	0 A ₅ 1	1 A ₄ 0	0 0 0	0 0 0	0 1 0	1 0 0	Display Enhancement B	A[5:4] = 00b: Reserved A[5:4] = 10b: Normal [reset]
0 1	FD A[2]	1 0	1 0	1 0	1 1	1 0	1 A ₂	0 1	1 0	Set Command Lock	A[2]: MCU protection status [reset = 12h] A[2] = 0b, Unlock OLED driver IC MCU interface from entering command [reset] A[2] = 1b, Lock OLED driver IC MCU interface from entering command Note The locked OLED driver IC MCU interface prohibits all commands and memory access except the FDh command



n INITIALIZATION CODE

```
void Inital_SSD1322()
{
    WMLCDCOM(0xFD);//Command lock setting
    WMLCDDATA(0x12);

    WMLCDCOM(0xAE);//Display OFF

    WMLCDCOM(0x15);//column address setting
    WMLCDDATA(0x24);
    WMLCDDATA(0x5F);

    WMLCDCOM(0x75);//row address setting
    WMLCDDATA(0x00);
    WMLCDDATA(0x7F);

    WMLCDCOM(0xA0);//re_map&dual com mode
    WMLCDDATA(0x24);
    WMLCDDATA(0x01);//Disable dual com mode

    WMLCDCOM(0xA1);//display start line
    WMLCDDATA(0x00);

    WMLCDCOM(0xA2);//display offset
    WMLCDDATA(0x00);

    WMLCDCOM(0xA6);//normal display

    WMLCDCOM(0xA8);//partial display setting
    WMLCDDATA(0x00);//start row
    WMLCDDATA(0x7F);//end row

    //WMLCDCOM(0xA9);//exit partial display mode

    WMLCDCOM(0xAB);//function selection
    WMLCDDATA(0x01);//enable internal vdd

    WMLCDCOM(0xB1);//phase length setting
    WMLCDDATA(0xD2);//phase1=9dclk.phase2=7dclk

    WMLCDCOM(0xB3);//front clock divider&oscillator freq
    WMLCDDATA(0xE1);

    WMLCDCOM(0xB4);//display enhancement A
    WMLCDDATA(0xA0);//external VSL
    WMLCDDATA(0xFD);//normal or 11111101 to enhance low GS

    WMLCDCOM(0xB6);//second precharge period setting
    WMLCDDATA(0x08);

    WMLCDCOM(0xBB);//set precharge voltage
```



```
WMLCDDATA(0x1F);

WMLCDCOM(0xBE);//set VCOMH voltage
WMLCDDATA(0x06);//0.80*VCC

WMLCDCOM(0xB5);//GPIO SETTING
WMLCDDATA(0x0A);

WMLCDCOM(0xB8); //Gray scale setting
WMLCDDATA(0x00); //GS1
WMLCDDATA(0x08); //GS2
WMLCDDATA(0x10); //GS3
WMLCDDATA(0x18); //GS4
WMLCDDATA(0x20); //GS5
WMLCDDATA(0x28); //GS6
WMLCDDATA(0x30); //GS7
WMLCDDATA(0x38); //GS8
WMLCDDATA(0x40); //GS9
WMLCDDATA(0x48); //GS10
WMLCDDATA(0x50); //GS11
WMLCDDATA(0x58); //GS12
WMLCDDATA(0x60); //GS13
WMLCDDATA(0x68); //GS14
WMLCDDATA(0x70); //GS15
WMLCDCOM(0x00); //Enable gray scale setting

//WMLCDCOM(0xB9);//gray scale setting

WMLCDCOM(0xC1);//contrast set
WMLCDDATA(CONTRAST);

WMLCDCOM(0xC7);//master current set
WMLCDDATA(0x0F);

WMLCDCOM(0xCA);//mux set
WMLCDDATA(0x7F);

WMLCDCOM(0xD1);//display enhancement B
WMLCDDATA(0xA2);
WMLCDDATA(0x20);

WMLCDCOM(0xAF);//Display ON

}
```


Note:

Please set appropriate parameters of initialization base on actual application.




n SCHEMATIC EXAMPLE

◆8080 Series Interface Application Circuit:




◆6800 Series Interface Application Circuit:






◆4-wire SPI Interface Application Circuit:



◆3-wire SPI Interface Application Circuit:



For Above Circuits:

Voltage at IREF = VCC - 6V. For VCC = 16.0V, VCI=3.0V, IREF = 10uA;

$R1 = (\text{Voltage at IREF} - VSS) / IREF = (16 - 6) / 10\mu A = 1M\Omega$.

$R2 = 3.5\Omega, 1/8W$

D1&D2: $V_{th} = 0.7V, 1N4148$

C1 ~ C2, C3, C5: $4.7\mu F^{(1)}$

C4: $0.1\mu F^{(2)}$

The value of components is recommended value. Select appropriate value against module application.




Note:


In SSD1322, the power supply pin for core logic operation, VDD, can be supplied by external source or internally regulated through the VDD regulator. The internal VDD regulator is enabled by setting bit A[0] to 1b in command ABh “Function Selection”. VCI should be larger than 2.6V when using the internal VDD regulator. The typical regulated VDD is about 2.5V It should be notice that, no matter VDD is supplied by external source or internally regulated; VCI must always be set equivalent to or higher than VDD and VDDIO.

The following figure shows the VDD regulator pin connection scheme:

$V_{CI} > 2.6V$, V_{DD} regulator enable pin connection scheme



$V_{CI} < 2.6V$, V_{DD} regulator disable pin connection scheme





n RELIABILITY TESTS

Item		Condition	Criterion
High Temperature Storage (HTS)		80±2℃, 200 hours	1. After testing, the function test is ok. 2. After testing, no addition to the defect. 3. After testing, the change of luminance should be within +/- 50% of initial value. 4. After testing, the change for the mono and area color must be within (+/-0.02, +/-0.02) and for the full color it must be within (+/-0.04, +/-0.04) of initial value based on 1931 CIE coordinates. 5. After testing, the change of total current consumption should be within +/- 50% of initial value.
High Temperature Operating (HTO)		70±2℃, 96 hours	
Low Temperature Storage (LTS)		-30±2℃, 200 hours	
Low Temperature Operating (LTO)		-20±2℃, 96 hours	
High Temperature / High Humidity Storage (HTHHS)		50±3℃, 90%±3%RH, 120 hours	
Thermal Shock (Non-operation) (TS)		-20±2℃ ~ 25℃ ~ 70±2℃ (30min) (5min) (30min) 10cycles	
Vibration (Packing)	10~55~10Hz, amplitude 1.5mm, 1 hour for each direction x, y, z	1. One box for each test. 2. No addition to the cosmetic and the electrical defects.	
Drop (Packing)	Height : 1 m, each time for 6 sides, 3 edges, 1 angle		
ESD (finished product housing)	±4kV (R: 330Ω C: 150pF, 10times, air discharge)		1. After testing, cosmetic and electrical defects should not happen. 2. In case of malfunction or defect caused by ESD damage, it would be judged as a good part if it would be recovered to normal state after resetting.

- Note: 1) For each reliability test, the sample quantity is 3, and only for one test item.
 2) The HTHHS test is requested the Pure Water(Resistance > 10MΩ).
 3) The test should be done after 2 hours of recovery time in normal environment.




n OUTGOING QUALITY CONTROL SPECIFICATION

◆Standard

According to GB/T2828.1-2003/ISO 2859-1: 1999 and ANSI/ASQC Z1.4-1993, General Inspection Level II.

◆Definition

- 1 Major defect : The defect that greatly affect the usability of product.
- 2 Minor defect : The other defects, such as cosmetic defects, etc.
- 3 Definition of inspection zone:



Zone A: Active Area


Zone B: Viewing Area except Zone A

Zone C: Outside Viewing Area

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble of quality and assembly to customer`s product.

◆Inspection Methods

- 1 The general inspection : under 20W x 2 or 40W fluorescent light, about 30cm viewing distance, within 45° viewing angle, under 25±5°C.



- 2 The luminance and color coordinate inspection : By PR705 or BM-7 or the equal equipments, in the dark room, under 25±5°C.



◆Inspection Criteria

- 1 Major defect : AQL= 0.65




Item	Criterion
Function Defect	1. No display or abnormal display is not accepted
	2. Open or short is not accepted.
	3. Power consumption exceeding the spec is not accepted.
Outline Dimension	Outline dimension exceeding the spec is not accepted.
Glass Crack	Glass crack tends to enlarge is not accepted.



2 Minor Defect : AQL= 1.5

Item	Criterion			
Spot Defect (dimming and lighting spot)	Size (mm)		Accepted Qty	
			Area A + Area B	Area C
		$\Phi \leq 0.07$	Ignored	
		$0.07 < \Phi \leq 0.10$	3	Ignored
		$0.10 < \Phi \leq 0.15$	1	
$0.15 < \Phi$		0		
Note : $\Phi = (x + y) / 2$				
Line Defect (dimming and lighting line)	L (Length) : mm	W (Width) : mm	Area A + Area B	Area C
	/	$W \leq 0.02$	Ignored	
	$L \leq 3.0$	$0.02 < W \leq 0.03$	2	Ignored
	$L \leq 2.0$	$0.03 < W \leq 0.05$	1	
	/	$0.05 < W$	As spot defect	
Remarks: The total of spot defect and line defect shall not exceed 4 pcs. The distance between two lines defects must exceed 1 mm				
Polarizer Stain	Stain which can be wiped off lightly with a soft cloth or similar cleaning is accepted, otherwise, according to the Spot Defect and the Line Defect.			
Polarizer Scratch	1. If scratch can be seen during operation, according to the criterions of the Spot Defect and the Line Defect.			
	2. If scratch can be seen only under non-operation or some special angle, the criterion is as below :			
	L (Length) : mm	W (Width) : mm	Area A + Area B	Area C
	/	$W \leq 0.02$	Ignore	
	$3.0 < L \leq 5.0$	$0.02 < W \leq 0.04$	2	Ignore
	$L \leq 3.0$	$0.04 < W \leq 0.06$	1	
/	$0.06 < W$	0		
Polarizer Air Bubble	Size		Area A + Area B	Area C
		$\Phi \leq 0.20$	Ignored	
		$0.20 < \Phi \leq 0.30$	2	Ignored
		$0.30 < \Phi \leq 0.50$	1	
		$0.50 < \Phi$	0	



Glass Defect (Glass Chipped)	<p>1. On the corner</p>  <p style="text-align: right;">(mm)</p> <table border="1" style="margin-left: auto;"> <tr> <td>x</td> <td>≤ 1.5</td> </tr> <tr> <td>y</td> <td>≤ 1.5</td> </tr> <tr> <td>z</td> <td>$\leq t$</td> </tr> </table>	x	≤ 1.5	y	≤ 1.5	z	$\leq t$
	x	≤ 1.5					
	y	≤ 1.5					
	z	$\leq t$					
<p>2. On the bonding edge</p>  <p style="text-align: right;">(mm)</p> <table border="1" style="margin-left: auto;"> <tr> <td>x</td> <td>$\leq a / 4$</td> </tr> <tr> <td>y</td> <td>$\leq s / 3 \ \&\leq 0.7$</td> </tr> <tr> <td>z</td> <td>$\leq t$</td> </tr> </table>	x	$\leq a / 4$	y	$\leq s / 3 \ \&\leq 0.7$	z	$\leq t$	
x	$\leq a / 4$						
y	$\leq s / 3 \ \&\leq 0.7$						
z	$\leq t$						
<p>3. On the other edges</p>  <p style="text-align: right;">(mm)</p> <table border="1" style="margin-left: auto;"> <tr> <td>x</td> <td>$\leq a / 8$</td> </tr> <tr> <td>y</td> <td>≤ 0.7</td> </tr> <tr> <td>z</td> <td>$\leq t$</td> </tr> </table>	x	$\leq a / 8$	y	≤ 0.7	z	$\leq t$	
x	$\leq a / 8$						
y	≤ 0.7						
z	$\leq t$						
<p>Note: t: glass thickness ; s: pad width ; a: the length of the edge</p>							
TCP Defect	Crack, deep fold and deep pressure mark on the TCP are not accepted						
Pixel Size	The tolerance of display pixel dimension should be within $\pm 20\%$ of the spec						
Luminance	Refer to the spec or the reference sample						
Color	Refer to the spec or the reference sample						



n CAUTIONS IN USING OLED MODULE

◆Precautions For Handling OLED Module:

1. OLED module consists of glass and polarizer. Pay attention to the following items when handling:
 - i. Avoid drop from high, avoid excessive impact and pressure.
 - ii. Do not touch, push or rub the exposed polarizers with anything harder than an HB pencil lead.
 - iii. If the surface becomes dirty, breathe on the surface and gently wipe it off with a soft dry cloth. If it is terrible dirty, moisten the soft cloth with Isopropyl alcohol or Ethyl alcohol. Other solvents may damage the polarizer. Especially water, Ketone and Aromatic solvents.
 - iv. Wipe off saliva or water drops immediately, contact the polarizer with water over a long period of time may cause deformation.
 - v. Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peeling-off may occur with high temperature and high humidity.
 - vi. Condensation on the surface and the terminals due to cold or anything will damage, stain or dirty the polarizer, so make it clean as the way of iii.
2. Do not attempt to disassemble or process the OLED Module.
3. Make sure the TCP or the FPC of the Module is free of twisting, warping and distortion, do not pull or bend them forcefully, especially the soldering pins. On the other side, the SLIT part of the TCP is made to bend in the necessary case.
4. When assembling the module into other equipment, give the glass enough space to avoid excessive pressure on the glass, especially the glass cover which is much more fragile.
5. Be sure to keep the air pressure under 120 kPa, otherwise the glass cover is to be cracked.
6. Be careful to prevent damage by static electricity:
 - i. Be sure to ground the body when handling the OLED Modules.
 - ii. All machines and tools required for assembling, such as soldering irons, must be properly grounded.
 - iii. Do not assemble and do no other work under dry conditions to reduce the amount of static electricity generated. A relative humidity of 50%-60% is recommended.
 - iv. Peel off the protective film slowly to avoid the amount of static electricity generated.
 - v. Avoid to touch the circuit, the soldering pins and the IC on the Module by the body.
 - vi. Be sure to use anti-static package.
7. Contamination on terminals can cause an electrochemical reaction and corrode the terminal circuit, so make it clean anytime.
8. All terminals should be open, do not attach any conductor or semiconductor on the terminals.
9. When the logic circuit power is off, do not apply the input signals.
10. Power on sequence: $V_{DD} \rightarrow V_{CC}$, and power off sequence: $V_{CC} \rightarrow V_{DD}$.
11. Be sure to keep temperature, humidity and voltage within the ranges of the spec, otherwise shorten Module's life time, even make it damaged.
12. Be sure to drive the OLED Module following the Specification and datasheet of IC controller, otherwise something wrong may be seen.



13. When displaying images, keep them rolling, and avoid one fixed image displaying more than 30 seconds, otherwise the residue image is to be seen. This is the speciality of OLED.

◆ **Precautions For Soldering OLED Module:**

1. Soldering temperature : $260^{\circ}\text{C} \pm 10^{\circ}\text{C}$.
2. Soldering time : 3-4 sec.
3. Repeating time : no more than 3 times.
4. If soldering flux is used, be sure to remove any remaining flux after finishing soldering operation. (This does not apply in the case of a non-halogen type of flux.) It is recommended to protect the surface with a cover during soldering to prevent any damage due to flux spatters.

◆ **Precautions For Storing OLED Module:**

1. Be sure to store the OLED Module in the vacuum bag with dessicant.
2. If the Module can not be used up in 1 month after the bag being opened, make sure to seal the Module in the vacuum bag with dessicant again.
3. Store the Module in a dark place, do not expose to sunlight or fluorescent light.
4. The polarizer surface should not touch any other objects. It is recommended to store the Module in the shipping container.
5. It is recommended to keep the temperature between 0°C and 30°C , the relative humidity not over 60%.